ucb-bar/chipyard

chipyard

✅ Recently maintained

An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

2,444Stars
934Forks
+77-day stars

Scala · BSD-3-Clause · Last push 2026-11-03

Official repository & installation ↗
rocket-chipchip-generatorchiselriscvrtlsocperipheralschipyardrisc-vboom

GitValue · Value evidence

Unscored · Evidence coverage 0%

Provisional rubric; documentation and runtime testing are separate. Missing evidence does not imply low value.

Star history

2025-09-292026-11-03
View historical data
DateStars
2026-10-052,412
2026-10-062,412
2026-10-072,412
2026-10-082,416
2026-10-092,417
2026-10-102,417
2026-10-112,418
2026-10-122,419
2026-10-132,419
2026-10-142,420
2026-10-152,420
2026-10-162,422
2026-10-172,423
2026-10-182,423
2026-10-192,423
2026-10-202,425
2026-10-212,427
2026-10-222,428
2026-10-232,431
2026-10-242,432
2026-10-252,433
2026-10-262,436
2026-10-272,439
2026-10-282,440
2026-10-292,441
2026-10-302,442
2026-10-312,442
2026-11-012,444
2026-11-022,444
2026-11-032,444

Get the project

git clone https://github.com/ucb-bar/chipyard.git

Cloning downloads the source. For dependencies and installation, follow the project README.

Related projects & alternative candidates

Related domains do not imply feature parity. Review official documentation and licenses.